文章基本信息

标题：Combining Software and Hardware Test Generation Methods to Verify VHDL Models
本地全文：下载
作者：Vacius Jusas ; Tomas Neverdauskas
期刊名称：European Integration Studies
印刷版ISSN：2335-8831
出版年度：2013
卷号：42
期号：4
页码：362-368
DOI：10.5755/j01.itc.42.4.4261
语种：English
出版社：Kaunas University of Technology
摘要：Verification is an important part of the chip design process. Design is usually represented in hardware description language (HDL). Contemporary HDLs have constructs that are characteristic to software programs. Therefore, the methods to automatically generate test for software programs can be applied to generate test for HDL models. One of such methods is symbolic execution. We present a framework to generate test benches for HDL models. The framework combines the methods of symbolic execution and control flow graph, which are usually used in the context of software programs, with finite state machine that is characteristic for HDL models. The framework is implemented in Python programming language. We experimented with ITC’99 benchmark suite and compared the performance of our framework with similar research. Our obtained results outperformed the results taken from similar research.
关键词：Finite state machines; control flow graphs; hardware verification; test generation